

FIG.1




FIG.2




FIG.3

FIG. 4 is a block diagram of a coding apparatus 1. The coding apparatus 1 includes a coding apparatus 1, a memoryless channel 2, and a decoding apparatus 3. Digital information is input to the coding apparatus 1, which outputs a signal to the memoryless channel 2. The memoryless channel 2 outputs a signal to the decoding apparatus 3, which produces the output.




FIG.4




FIG.5




FIG.6




FIG.7




FIG. 8




FIG. 9




FIG. 10




FIG.11

FIG. 12 is a block diagram of a MAP decoder circuit 70. The circuit 70 includes a MAP decoder 71, three adders 72, 73, and 74, and three output registers D10₁, D10₂, and D10₃. The MAP decoder 71 has two inputs, I and Q, which are connected to a multiplexer D8. The MAP decoder 71 also has three outputs, D20₁, D20₂, and D20₃. The outputs D20₁, D20₂, and D20₃ are connected to the adders 72, 73, and 74, respectively. The adders 72, 73, and 74 also receive inputs from the output registers D9₁, D9₂, and D9₃. The outputs of the adders 72, 73, and 74 are connected to the output registers D10₁, D10₂, and D10₃, respectively.




FIG.12




FIG.13




FIG.14




FIG.15